Rapidly Compile Networks For Implementation On Lattice SensAI IP Cores

Rapidly Compile Networks For Implementation On Lattice SensAI IP Cores

Analyze networks for fit in the chosen number of engines and allocated memory. After compilation, simulate networks for functionality and performance prior to testing in hardware. Graphical display of networks supports analysis and understanding.

Get Help