Showing results: 1 - 9 of 9 items found.
-
Test program Comparator -
Test Insight Ltd.
TP-C is part of the new test program life cycle solutions from TestInsightAddress concerns such as - Why does my test program yield differently in two sites ? Is it really the same program ? What is different in a given test program revision ?
-
Tester Data Link -
Test Insight Ltd.
VCD/eVCD to tester conversion (via STIL)WGL/TDL to tester conversion (via STIL)Most flexibility to handle complex devices functionality Support protocol definitionUtilize advanced tester features (Such as Xmode, concurrent test etc’… )High Performance Fast run time
-
Test program generator -
Test Insight Ltd.
Direct conversion from cycle driven simulation data (ATPG scan patterns) (WGL/TDL/STIL) to tester. TDL/WGL/STIL to tester conversion Supports STIL ext 0,1,2 constructs Easy to use and cost effective conversion solution Optimize tester resources usage Supports advanced tester features (Such as Xmode, Multi-port etc’) Compress and minimize vectors count Allow direct tester binary patterns creation
-
VCD2ATE -
Test Insight Ltd.
VCD2ATECost effective link simulation to ATE conversionDirect conversion from event driven design simulation dump (VCD/EVCD) to specific tester program files. VCD/eVCD to tester conversion Simple and cost effective conversion solution Simple cycle definition in excel High Performance Fast run time Handles very large files >6Gb
-
Wave Wizard -
Test Insight Ltd.
Wave Wizard generates a test program according to device spec. It avoids the inherent problems that exist when trying to force an event-driven simulation into a constrained ATE test program, by considering device perspective.
-
TP-M -
Test Insight Ltd.
TP-M utilizes TestInsight unique capability to read and analyze a whole test program from flow to every test pattern, timings, levels etc.
-
GUI -
Test Insight Ltd.
GUI allowing users to view and analyze test vectors in all common formats (VCD/EVCD/WGL/STIL).
-
Test Insight Ltd.
Emulate tester patterns in simulation environment with DUT simulation model. The simulation allows pre-silicon debug of test programs. Reads the actual ATE program and creates a Verilog /VHDL simulation test bench.
-
STIL-VT -
Test Insight Ltd.
Emulate test patterns in simulation environment with DUT simulation model. The simulation allows pre-silicon debug of test patterns. Reads the intermediate STIL format of tester patterns and creates a Verilog /VHDL simulation test bench. (A sub-set of Virtual tester solution)