PCI Express

More Info
AKA:

PCIe

Products (140)     Download
Definition:
Serial architecture local bus with each lane running at 2.5 Gigabits/sec speeding communication between CPU and graphics controler.
Links:
PCI Express Reference GuidePro-Talk Ltd, UK
App Note: PCI Express Debug Challenges What are the most common challenges faced when debugging a PCI Express implementation? Lecroy / CATC
PCI Express SpecificationsPCI-SIG
Wikipedia: PCI Express


Welcome