SystemVerilog, VHDL & Unified Power Format (UPF) Parser Platforms

Verific Design Automation, Inc.

SystemVerilog (which includes Verilog 2001) and VHDL are parsed and processed in two steps, analysis and elaboration. Mixed VHDL and SystemVerilog compilation is fully supported. UPF is processed in a single step, analysis.