Gate-Level Design Optimization

Gate-Level Design Optimization

After logic synthesis, STAR helps reaching power, performance and area (PPA) requirements for complex SoCs is becoming a real challenge. Large design netlists are restructured and optimized to reach aggressive PPA requirements, cost-effectively.

Topics

Get Help