V520 - DFT-Optimized Engineering Test Platform

The Teseda V520 is the first engineering test platform designed specifically for scan validation, silicon debug and failure analysis, not just as a general-purpose tester adapted for scan test. The Teseda V520 works with the Teseda WorkBench™ DFT-Intelligent™ software and your Design-for-Test (DFT) tools for effortless integration with the chip design environment.

Teseda Corporation

812 SW Washington
Fifth Floor
Portland, OR 97205-3232
USA

Related Products


Welcome