Panel Timing Controller

Input frequency range from 30 MHz to 95 MHz  Support display resolutions XGA (1024x768), WXGA (1280x768), HDTV I (1280x768), HDTV II (1366x768) and HDTV - (1280x800)  Embedded gate array for custom panel timing   LVDS single pixel input (8-bit/6-bit) interface (FPD-Link)  RSDS dual bus output (8-bit/6-bit)  Drives RSDS column drivers up to 47.5 MHz clock

National Semiconductor

2900 Semiconductor Drive
P.O. Box 58090
Santa Clara, CA 95050
USA



Welcome