ESP-CV™ - Functional Verification for Full Custom Designs
ESP-CV verifies that two different design representations are functionally equivalent. These designs may be described as Verilog behavioral models, RTL, UDP’s, gates, transistors, or SPICE netlist views.
|
Synopsys
700 East Middlefield Rd.
|
