Aldec Active HDL - FPGA Simulator

Active-HDL is a completely integrated FPGA design and simulation environment for VHDL, Verilog or Mixed language designs. The Active-HDL product includes Block Diagram and State Machine Editors, Automatic Testbench Generation, Waveform Viewing and Editing, RTL and gate-level simulation.